Continuing my debugging to keep real virtual address, I found out that in src/mem/cache/cache_impl.hh:Cache<TagStore>::recvTimingReq method, virtual address '5b14fa70a000' from OS is changed into the following different addresses in 'system.l2'. Please some cache expert can tell me where this translation is happening and how can I keep the original vaddr in some other new field.
Writeback paddr 2bf3bc000 vaddr ffffffff80261e40 ReadResp paddr 2bf3bc000 vaddr ffff8102bf3bc000 UpgradeReq paddr 2bf3bc000 vaddr ffff8102bf3bc000 Writeback paddr 2bf3bc000 vaddr ffff8102bedf1e60 ReadReq paddr 2bf3bc000 vaddr ffff8102bf3bc000 Any clues please? Thanks.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
