Hi,

The DRAMCtrl.py code is capturing a single channel, and for multi-channel 
systems, we simply instantiate a number of these modules and stripe across 
them. The interleaving/striping is done in the bus (which is really a crossbar).

If you use fs.py or se.py you should be able to simply use the —men-channels 
parameter. See config/common/MemConfig.py for how it is set up.

As a small side note, if you want to capture a “ganged” multi-channel DRAM then 
it is really just acting as a single channel from gem5’s point of view.

I hope that clarifies things.

Andreas

From: jiakunli2010 <[email protected]<mailto:[email protected]>>
Reply-To: gem5 users mailing list 
<[email protected]<mailto:[email protected]>>
Date: Monday, 7 April 2014 14:59
To: gem5-users <[email protected]<mailto:[email protected]>>
Subject: [gem5-users] Simulating multi-channel DRAM

Hi All!
I am trying to simulate a multi-channel DRAM in classic memory system using 
DRAM_ctrl.cc. But it seems that it doesn't simulate any multi-channel behavior.

I found the parameter "channels", which decides the address mapping in 
decodeAddr().But when reading and writing data, the DRAM controller only 
accesses to banks[rank][bank] included by one channel, not several channels.

Could anyone correct me if my understanding is wrong, or tell me how to 
simulate multi-channel DRAM behavior?

Thanks!


=====
P.S.
I am confused by the "reply via email" function. I pressed the button and wrote 
my reply but it just went to the email address but didn't appear on the list... 
Sorry for the trouble I brought to Andreas Hansson in the last thread.
jiakunli2010,[email protected]<mailto:[email protected]>
2014/4/7

-- IMPORTANT NOTICE: The contents of this email and any attachments are 
confidential and may also be privileged. If you are not the intended recipient, 
please notify the sender immediately and do not disclose the contents to any 
other person, use it for any purpose, or store or copy the information in any 
medium. Thank you.

ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered 
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, 
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to