[gem5-users] Shared LSQ

[Vanchinathan Venkataramani via gem5-users]

Hi all

I am trying to sharing the LSQ between all cores in O3CPU.

After reading python and C++ files, I understand that LSQ is part of
dcacheport and IEW stage of a CPU. Also lsq need to be associated with a
CPU.

Using the same lsq pointer doesn't work. Is there any other way to solve
this problem?

Any help is highly appreciated. Thanks a lot

Thanks
V Vanchinathan

_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users