Hi Menglong,

When it comes to DRAMSim2, the wrapper ignores the clock in gem5 and gets all 
the information from the ini file. Thus, it is solely up to the configuration 
file what clock is used. The wrapper has a default DDR3 config, but you can 
change it if you want.

As a side note, the built-in gem5 DRAM controller is roughly 7x faster than 
DRAMSim2, and is easier to use. See our ISPASS’14 paper: Simulating DRAM 
controllers for future system architecture exploration. You find a link on the 
gem5 Publications page.

Thanks,

Andreas

From: Menglong Guan via gem5-users 
<[email protected]<mailto:[email protected]>>
Reply-To: Menglong Guan 
<[email protected]<mailto:[email protected]>>, gem5 users mailing 
list <[email protected]<mailto:[email protected]>>
Date: Monday, July 14, 2014 at 6:54 PM
To: "[email protected]<mailto:[email protected]>" 
<[email protected]<mailto:[email protected]>>
Subject: [gem5-users] How to run binary in multi-core system and what is 
system.clk_domain.clock frequency?

Dear All,
I am new to gem5. It will be very helpful if you can give me an answer or a 
suggest link that I need to read.
I want to run SPEC2006  benchmark in se.py mode, and select dramsim2 as the 
memory mode. The number of cpus is 4. However, the stats.txt results show that 
all results for cpu1-3 are all 0, such as “system.cpu1.numCycles”. I checked 
config.ini file. The workload for cpu1-3 are all 
“workload=system.cpu0.workload”. So my question 1 is whether this select 
benchmark, bzip2, is working in 4 cpus multi-cores system or just working in 
cpu0? Do I need to run in o3 mode?
Another question 2 is what is the clk_domain for dramsim2 memory? I checked 
config.ini file the [system.mem._ctrls] said “type=DRAMSim2 
clk_domain=system.clk_domain” And the stats.txt result shows 
“system.clk_domain.clock      1000         # Clock period in ticks” Does this 
mean dramsim2 dram mode works in 1000*1  picosecond? What is the frequency?
Command line:
./build/X86/gem5.opt ./configs/example/se.py –I 100000000 –n --mem-channels=4 
–caches --l2cache --l2_size=1MB --mem-size=4096MB --mem-type=dramsim2 
--cpu-type=timing -c 
$SPEC/benchspec/CPU2006/401.bzip2/exe/bzip2_base.gcc43-64bit 
--options=$SPEC/benchspec/CPU2006/401.bzip2/data/all/input/input.program
Thanks,
Menglong

--

Menglong Guan
M.S. Student
Department of Electrical & Computer Engineering
University of Connecticut


-- IMPORTANT NOTICE: The contents of this email and any attachments are 
confidential and may also be privileged. If you are not the intended recipient, 
please notify the sender immediately and do not disclose the contents to any 
other person, use it for any purpose, or store or copy the information in any 
medium. Thank you.

ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered 
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, 
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to