Hello Hanfeng QIN, Did you find a solution to this problem? I am interested in understanding. I am also working on implementing a shared L2 TLB on GEM5 for x86 and was looking for help to get started on the right track. I was thinking, if I get more insight into how the shared cache was implemented, then I could use a similar approach to implement the shared second level TLB.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
