Hi Nimish,

When you say “count at runtime”, do you mean 1) in the software on the guest, 
or 2) just in a simulated hardware module? For #1 I would suggest to add them 
as PMU counters, and #2 you can use the probe infrastructure and a custom probe 
listener.

Andreas

From: Nimish Girdhar <[email protected]<mailto:[email protected]>>
Reply-To: gem5 users mailing list 
<[email protected]<mailto:[email protected]>>
Date: Tuesday, 24 March 2015 03:31
To: gem5 users mailing list <[email protected]<mailto:[email protected]>>
Subject: [gem5-users] Counting cache misses runtime

Hello all,

I am working with ARM full system mode with classic memory model and I want to 
count the icache, dcache, L2 misses at runtime. I am not able to find where in 
the source code are these counters resident. I tried tracing back from the 
regstats in the src/mem/base.cc file but in vain.

Has anybody done it before?

Thanks,

--
Warm regards
Nimish Girdhar
Department of Electrical and Computer Engineering
Texas A&M University

-- IMPORTANT NOTICE: The contents of this email and any attachments are 
confidential and may also be privileged. If you are not the intended recipient, 
please notify the sender immediately and do not disclose the contents to any 
other person, use it for any purpose, or store or copy the information in any 
medium. Thank you.

ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered 
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, 
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to