Hello, We are working on extending the MOESI_CMP_directory to L3 cache in X86 . T his we want to implement using the core ids of the various processors . Could someone kindly point out where we might find the variable that stores this id.
Thank you K Girija Sameera
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
