Hi Shamik,

That's the one.

Andreas

From: Shamik Saha <shmk_s...@yahoo.co.in>
Reply-To: Shamik Saha , gem5 users mailing list <shmk_s...@yahoo.co.in>
Date: 6/27/15, 11:39:09 AM GMT+2
To: gem5-users@gem5.org <gem5-users@gem5.org>
Subject: Re: [gem5-users] Uncachable Load
Hi,

Is this the one you are talking about?

Regards,
Shamik




On Saturday, 27 June 2015 2:38 AM, Shamik Saha <shmk_s...@yahoo.co.in> wrote:


Hi,

I have been trying to simulate an ARM platform on gem5 using ASIM benchmarks.
My command line is very simple and as follows: 
command line: /home/A02047272/SmartCharge/gem5/build/ARM/gem5.opt --stats-file=adobe.o3stats.txt /home/A02047272/SmartCharge/gem5/configs/example/fs.py -b adobe -n 4 --cpu-type=detailed --caches --l2cache --kernel=vmlinux.smp.ics.arm.asimbench.2.6.35 --disk-image=ARMv7a-ICS-Android.SMP.Asimbench-v3.img --checkpoint-dir=/home/A02047272/SmartCharge/gem5/configs/boot/adobe --maxinsts=999999999

And I am getting the following error message:

panic: Uncachable load [sn:3579b98] PC (0xc016b5c0=>0xc016b5c4).(0=>1)
 @ cycle 35895648
[invoke:build/ARM/arch/generic/debugfaults.hh, line 94]
Memory Usage: 35895648 KBytes
Program aborted at cycle 869721495000
Aborted

The problem stems from the following snippet of code at /home/A02047272/SmartCharge/gem5/src/cpu/o3/lsq_unit.hh
    if (req->isUncacheable() &&
        (load_idx != loadHead || !load_inst->isAtCommit())) {
        iewStage->rescheduleMemInst(load_inst);
        ++lsqRescheduledLoads;
        DPRINTF(LSQUnit, "Uncachable load [sn:%lli] PC %s\n",
                load_inst->seqNum, load_inst->pcState());

        // Must delete request now that it wasn't handed off to
        // memory.  This is quite ugly.  @todo: Figure out the proper
        // place to really handle request deletes.
        delete req;
        if (TheISA::HasUnalignedMemAcc && sreqLow) {
            delete sreqLow;
            delete sreqHigh;
        }
        return new GenericISA::M5PanicFault(
                "Uncachable load [sn:%llx] PC %s\n",
                load_inst->seqNum, load_inst->pcState());
    }

Is there a fix for this?




_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to