Hi, I am running splash2 benchmarks and getting a trace for Decode and Fetch stage for n=4 cores. However, i am having varibale program counter values and the instruction length also varies. Not a fixed hexaa value.
4347110021500: system.cpu2: Fetch: PC:0x120007f98 4347110021500: system.cpu2: Decode: Decoded ldq instruction: 0xa45d8528 4347110022000: system.cpu0: Fetch: PC:0xfffffc000053d5c8 4347110022000: system.cpu0: Decode: Decoded ldq instruction: 0xa5de0030 4347110030000: system.cpu2: Fetch: PC:0x004205 4347110030000: system.cpu2: Decode: Decoded hw_mfpr instruction: 0x1654a010b Where is this variation coming from? Why is PC different for the cores and why is instruction length varying? -- Best Regards Atif Yasin Graduate Student, Utah State University Cellphone: +1-435-764-4860
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
