Hi ! Let's say I have ############################# L1 Cache Hit Latency=2 cycles Response Latency =2 cycles ############################# L2 Cache Hit Latency = 4 cycles Response Latency = 4 cycles #############################
According to my understanding of hit and response latency parameters for cache configuration in gem5, total access time for data present in L2 cache and not in L1, should be 12 cycles in above scenario. Can someone confirm, if my understanding is right in this matter? Thanks
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
