Hi ,Can anyone pleas tell why the aarch64 simd registers are implemented as an array of 32-bit*128 elements. In particular, why does reading each simd reg access only 32-bits at a time? (for e.g through readFloatRegOperand)? Has it something to do with the number of bits read per cycle(assuming its 32)? Abhishek
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
