Hi All, Does any know the function of the request called "UpgradeReq"? Under what circumstance will this request be generated? After this request is sent to other cache levels, what will happen to that level? There are so few comments about it. Accord to its use, I guess it is related to write miss. But I'm not sure about the specific functions.
In addition, I noticed that when a "write hit" happens in a cache level, this cache will NOT send an invalidate message to its lower levels (closer to mem) to invalidate this line's other copies. Is that correct? (Note: now this cache's upper level (closer to cpu) definitely doesn't contain this line, otherwise there must a write hit in that upper level rather than this cache level.) Thank you in advance Best gjins
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
