Hi I am trying to run a simple hello program using GDDR5 as main memory in SE mode, then I start using a simple timing CPU and everything seems work well. Now, I am facing the assertion below once I am changing the CPU type to DerivO3CPU.
*gem5.opt: build/ARM/mem/dram_ctrl.cc:2107: void DRAMCtrl::Rank::processWakeUpEvent(): Assertion `(pwrState == PWR_ACT_PDN) || (pwrState == PWR_PRE_PDN) || (pwrState == PWR_SREF)' failed.* It seems it goes to a wrong power state when I am using DerivO3CPU. Anybody knows about the implementation of GDDR5 in gem5? Should I change se.py or another configuration file somehow to support GDDR5 for out-of-order CPU? Any help appreciated! Many thanks Farzaneh
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
