Hi Jason, Thanks very much for your reply!
I have spent long time digging into the MESI_Two_Level protocol code (*.sm) before I ask the question. I think maybe i do not understand the meaning of the cache access latency. Is the cache access latency equivalent to the cache hit latency? And, i am confusing about the difference of l2_request_latency, l2_response_latency and to_l1_latency in L2Cache.sm and which one can stands for the l2 cache access latency. If i want to set the cache access latency to 15, should not i choose one from the three latencies ( l2_request_latency, l2_response_latency and to_l1_latency )to set？ Lan
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
