Dear all,
I want to implement write-non-allocate policy in gem5. Can any
one give some hint?
In "bool Cache::access(PacketPtr pkt, CacheBlk *&blk, Cycles &lat,
PacketList writebacks) " function, inside cache.cc file, where blocks are
allocated, i have added following line
if(WR_NON_ALLOC{
return false;
}
but it gives following error
gem5.opt: build/X86/mem/coherent_xbar.cc:303: bool
CoherentXBar::recvTimingReq(PacketPtr, PortID): Assertion
`routeTo.find(pkt->req) == routeTo.end()' failed.
Program aborted at tick 56513387376
Can anyone suggest any problem or guide about better solution?
Many thanks,
Best Regards,
Avais
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
