Hi I am simulating an ARM ISA multi-core system (SE). For my graduate project i'm simulating a shared L1 Icache, in which all the cores run the same program. My goal is for all the cores to reach for the same physical address- so they could run the same program (SIMD) without having replicate the code in the main memory for each core.
I looked online and it seems that I should make changes to src/sim/system.cc and Process::allocateMem But I am not sure how. Any help would be appreciated, Thanks, Raz
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
