Hi All, I am trying to create and resume from a checkpoint for an ARM compiled binary (LLVM Test Suite).
1. I cross compiled the LLVM Test Suite with the following command in a Makefile ./arm-linux-gnueabihf-gcc -O0 -ggdb3 -std=c99 -static $< -o $@ (basically using the arm-linux-gnueabihf-gcc cross compiler version 7.4) 2. I created the checkpoints using the following command: ./build/ARM/gem5.opt --outdir=chkpt_only/ configs/example/se.py --checkpoint-dir chkpt_only/ --take-checkpoints=0,20000000000 --cpu-type=AtomicSimpleCPU --cmd=../../../Benchmarks/LLVM_Test_Suite/SingleSource/Benchmarks/Stanford/Towers 3. I tried to resume from the checkpoint with the following command: ./build/ARM/gem5.opt --outdir=chkpt_only/ configs/example/se.py -r 1 --checkpoint-dir chkpt_only/ --cpu-type=O3_ARM_v7a_3 --caches --cmd=../../../Benchmarks/LLVM_Test_Suite/SingleSource/Benchmarks/Stanford/Towers The above seems to work when the --cpu-type is In-order but for any O3 CPU I get the following assertion gem5.opt: build/ARM/cpu/o3/rename_map.hh:282: const PhysRegId* UnifiedRenameMap::lookup(const RegId&) const: Assertion `vecMode == Enums::Elem' failed. Program aborted at tick 10500 --- BEGIN LIBC BACKTRACE --- ./build/ARM/gem5.opt(_Z15print_backtracev+0x15)[0xe4fe95] ./build/ARM/gem5.opt(_Z12abortHandleri+0x39)[0xe5a509] /lib64/libpthread.so.0[0x3816c0f790] /lib64/libc.so.6(gsignal+0x35)[0x3816832625] /lib64/libc.so.6(abort+0x175)[0x3816833e05] /lib64/libc.so.6[0x381682b74e] /lib64/libc.so.6(__assert_perror_fail+0x0)[0x381682b810] ./build/ARM/gem5.opt[0x126d05f] ./build/ARM/gem5.opt(_ZN9FullO3CPUI9O3CPUImplE14setArchVecElemERKtS3_RKjs+0x42)[0x12722b2] ./build/ARM/gem5.opt(_ZN15O3ThreadContextI9O3CPUImplE14setVecElemFlatERKtS3_RKj+0x16)[0x12d6426] ./build/ARM/gem5.opt(_ZN6ArmISA8copyRegsEP13ThreadContextS1_+0x299)[0x136ab39] ./build/ARM/gem5.opt(_ZN15O3ThreadContextI9O3CPUImplE12copyArchRegsEP13ThreadContext+0x79)[0x12d6159] ./build/ARM/gem5.opt(_Z12takeOverFromR13ThreadContextS0_+0x64)[0xed36c4] ./build/ARM/gem5.opt(_ZN15O3ThreadContextI9O3CPUImplE12takeOverFromEP13ThreadContext+0xf)[0x12d600f] ./build/ARM/gem5.opt(_ZN7BaseCPU12takeOverFromEPS_+0x131)[0xec3991] ./build/ARM/gem5.opt(_ZN9FullO3CPUI9O3CPUImplE12takeOverFromEP7BaseCPU+0x11)[0x1266d11] ./build/ARM/gem5.opt[0xbf2ef1] ./build/ARM/gem5.opt[0xb461c1] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x7eb2)[0x7ff36df550e2] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x830)[0x7ff36df56ea0] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5aba)[0x7ff36df52cea] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x830)[0x7ff36df56ea0] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5aba)[0x7ff36df52cea] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x830)[0x7ff36df56ea0] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5aba)[0x7ff36df52cea] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x830)[0x7ff36df56ea0] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7ff36df56fc9] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x69fb)[0x7ff36df53c2b] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x830)[0x7ff36df56ea0] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5aba)[0x7ff36df52cea] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x830)[0x7ff36df56ea0] /proj/adg/REV/sim/common/software/el6/python-2.7.13/lib/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7ff36df56fc9] --- END LIBC BACKTRACE --- Aborted Can someone please help me to understand/fix this assertion? -- Thanks and regards Siva Sankar G
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
