I have been trying to use HPI cpu model in my control algorithm performance study and searching for more info on it I found that the default HPI parameters set the l1 cache latency to 1 which seems to be very low, If I already created checkpoints with this CPU model can i just alter the parameters and it will work or do I need to re-create the checkpoints after altering the python script.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
