On 10/28/19 3:13 PM, Javed Osmany wrote:
> Hello
>
> I have a simple system simulation configuration script where I set
> system.cpu:
>
> system.cpu = O3_ARM_v7a.O3_ARM_v7a_3()
>
> I then try to print this to confirm and then furthermore set the
> system.mem_mode depending upon the cpu type being used.
>
> However, when I try
>
> print ("System CPU type is: %s" % (system.cpu))
>
> I am getting
>
> *System CPU type is: <orphan System>.cpu **ç**Not able to access
> system.cpu ??*
>
I'm not sure why this is happening. For example, the following fs.py
patch does not show that message:
--- a/configs/example/fs.py
+++ b/configs/example/fs.py
@@ -143,6 +143,7 @@ def build_test_system(np):
# For now, assign all the CPUs to the same clock domain
test_sys.cpu = [TestCPUClass(clk_domain=test_sys.cpu_clk_domain,
cpu_id=i)
for i in range(np)]
+ print ("System CPU type is: %s" % (test_sys.cpu))
gives:
System CPU type is: [<m5.objects.AtomicSimpleCPU.AtomicSimpleCPU object
at 0x7f50616f1f90>]
I would recommend comparing your script to the existing configs, and
using pdb to understand what is going on.
> This would then explain why further on the following check are not working:
>
> if (system.cpu == "AtomicSimpleCPU()"):
>
> system.mem_mode = 'atomic'
>
> else:
>
> system.mem_mode = 'timing'
>
> if (system.cpu == "O3_ARM_v7a.O3_ARM_v7a_3()"):
>
> print ("CPU model is O3_ARM_v7a\n")
>
> system.cpu.icache = O3_ARM_v7a.O3_ARM_v7a_ICache()
>
> system.cpu.dcache = O3_ARM_v7a.O3_ARM_v7a_DCache()
>
> system.cpu.PageTableWalkerCache = O3_ARM_v7a.O3_ARM_v7aWalkCache()
>
> system.l2cache = O3_ARM_v7a.O3_ARM_v7aL2()
>
> Any pointers?
>
> Tks in advance
>
> Best regards
>
> J.Osmany
>
>
> _______________________________________________
> gem5-users mailing list
> [email protected]
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
