With the caches on, is there a way to define certain memory ranges for the CPU to directly access memory (Not through the L1 or L2) ? Can somebody provide any example on how to do that ?
-- --------------------------------------------------------------------------------- J ANUJ ---------------------------------------------------------------------------------
_______________________________________________ gem5-users mailing list -- [email protected] To unsubscribe send an email to [email protected] %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
