Hi everyone, As the title suggests, is it possible to send for a request from the CPU asking for data in the memory without looking into the caches? If yes, how can it be done.
Also is it advisable to create another port like the dcacheport, and connect that port directly to the memory bus? i.e. the cpu will have 2 dataports and inst port Any suggestions or comments would be appreciated. Thanks, Aamir
_______________________________________________ gem5-users mailing list -- gem5-users@gem5.org To unsubscribe send an email to gem5-users-le...@gem5.org %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
