Does anybody have the experience to compile SpecCPU2000, SpecOMP,or
Specwebserve benmarks with the crosscompiler? Can you tell me how to do it?
In the following lines in configs/example/fs.py:
if options.caches:
test_sys.bridge.filter_ranges_a=[AddrRange(0, Addr.max)]
test_sys.bridge.filter_ranges_b=[AddrRange(0, size='8GB')]
test_sys.iocache = IOCache(mem_side_filter_ranges=[AddrRange(0,
Addr.max)],
cpu_side_filter_ranges=[AddrRange(0x8000000000,
Addr.max)])
test_sys.iocache.cpu_side = test_sys.iobus.port
test_sys.iocache.mem_side = test_sys.membus.port
Here, what is the iocache used for? Do we have to use it in the fs
simulation?
Thank you very much.
_______________________________________________
m5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
