Hi all, i want to get the traces of request from CPU to L1 data cache. (i.e. all loads and stores). and the trace need to include: 1. the PC of the instruction causing the memory references, 2. the address of the memory reference 3. whether it was a read or write 4. the size of the data item if cannot include all these information, at leas i need to know the address of the memory reference. and the trace need to be in a binary format. Is there any way to get this kind of traces using m5?
Thanks, Sheng
_______________________________________________ m5-users mailing list m5-users@m5sim.org http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
