hi all,
In m5, there is one prefetcher from RAM to last level cache , but
i want to make it n prefetchers for n core system depending on the miss
access patterns for last level cache from each of the n cores as in IBM
POWER series.can anyone suggest some implementation issues.--
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
