system.cpu0 and system.switch_cpus0 share the same dcache, whose name is "system.cpu0.dcache".
If you're not seeing stats for system.cpu0, maybe you're not reaching the point where it starts running. On Tue, Mar 8, 2011 at 11:36 AM, Adwait Jog <[email protected]> wrote: > Hi Steve. > Attaching parts of stats.txt (ROI Part -- 3rd dump stat). Can you please > clarify, as I see dcache related stats for cpu and not for switch cpus, and > vica versa for IPC. I may be missing something, any help is appreciated. > Thanks > > system.cpu0.dcache.ReadReq_avg_miss_latency::0 10027.709360 > # average ReadReq miss latency > system.cpu0.dcache.ReadReq_avg_miss_latency::1 inf > # average ReadReq miss latency > > ... > > .. > system.switch_cpus0.ipc 0.708392 > # IPC: Instructions Per Cycle > system.switch_cpus0.ipc_total 0.708392 > # IPC: Total IPC of All Threads > > > ---- Adwait > > > > > _______________________________________________ > m5-users mailing list > [email protected] > http://m5sim.org/cgi-bin/mailman/listinfo/m5-users >
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
