Hi all, i have a simple question. if we have more requests on DRAM during some period, will the access latency become larger because of the bursts of requests? or does M5 consider the queuing delay for the DRAM access?
Thanks, Sheng
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
