I'm seeing all (or almost all) ARM floating point operations serializing on the MISCREG_FPSCR_EXC register. Are FP operations truly serialized even for real ARM OoO processors (i.e. A9/A15)? I don't quite understand it because aren't FP exceptions reported imprecisely for ARM?
If I look at the .isa files it seems to be because the FP operations are reading the floating point "mode" information from the exception register, and then -- presumably, it is not clear -- updating the exception information. This makes sense, but wouldn't a simpler and faster solution be to simply serialize on FP mode updates? I'm assuming updates to the exception information are information-preserving and hence WAW violations are not an issue.
_______________________________________________ gem5-users mailing list gem5-users@m5sim.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
