commit:     2c4432b730d878a8efaf9d0f781c0eedf8e970fb
Author:     Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org>
AuthorDate: Tue Mar 29 09:16:56 2022 +0000
Commit:     Andreas K. Hüttel <dilfridge <AT> gentoo <DOT> org>
CommitDate: Tue Mar 29 09:16:56 2022 +0000
URL:        https://gitweb.gentoo.org/proj/releng.git/commit/?id=2c4432b7

Add mipsel3-n32 specs, build, upload

Signed-off-by: Andreas K. Hüttel <dilfridge <AT> gentoo.org>

 releases/specs-qemu/mips/stage1-mipsel3-n32-openrc.spec | 14 ++++++++++++++
 releases/specs-qemu/mips/stage3-mipsel3-n32-openrc.spec | 12 ++++++++++++
 tools/catalyst-auto-qemu-mips.conf                      |  7 ++++++-
 3 files changed, 32 insertions(+), 1 deletion(-)

diff --git a/releases/specs-qemu/mips/stage1-mipsel3-n32-openrc.spec 
b/releases/specs-qemu/mips/stage1-mipsel3-n32-openrc.spec
new file mode 100644
index 00000000..c4a72f2f
--- /dev/null
+++ b/releases/specs-qemu/mips/stage1-mipsel3-n32-openrc.spec
@@ -0,0 +1,14 @@
+subarch: mipsel3_n32
+target: stage1
+version_stamp: openrc-@TIMESTAMP@
+interpreter: /usr/bin/qemu-mipsn32el
+rel_type: default
+profile: default/linux/mips/17.0/mipsel/n32
+snapshot: @TIMESTAMP@
+source_subpath: default/stage3-mipsel3_n32-openrc-latest
+compression_mode: pixz
+decompressor_search_order: xz bzip2
+update_seed: yes
+update_seed_command: -uDN @world
+portage_confdir: @REPO_DIR@/releases/portage/stages-qemu
+portage_prefix: releng

diff --git a/releases/specs-qemu/mips/stage3-mipsel3-n32-openrc.spec 
b/releases/specs-qemu/mips/stage3-mipsel3-n32-openrc.spec
new file mode 100644
index 00000000..7ed185e3
--- /dev/null
+++ b/releases/specs-qemu/mips/stage3-mipsel3-n32-openrc.spec
@@ -0,0 +1,12 @@
+subarch: mipsel3_n32
+target: stage3
+version_stamp: openrc-@TIMESTAMP@
+interpreter: /usr/bin/qemu-mipsn32el
+rel_type: default
+profile: default/linux/mips/17.0/mipsel/n32
+snapshot: @TIMESTAMP@
+source_subpath: default/stage1-mipsel3_n32-openrc-@TIMESTAMP@
+compression_mode: pixz
+decompressor_search_order: xz bzip2
+portage_confdir: @REPO_DIR@/releases/portage/stages-qemu
+portage_prefix: releng

diff --git a/tools/catalyst-auto-qemu-mips.conf 
b/tools/catalyst-auto-qemu-mips.conf
index c6eaefcb..1fcb1a63 100644
--- a/tools/catalyst-auto-qemu-mips.conf
+++ b/tools/catalyst-auto-qemu-mips.conf
@@ -6,7 +6,7 @@ UPLOAD_KEY=/root/.ssh/id_rsa
 SPECS_DIR=${REPO_DIR}/releases/specs-qemu/mips
 EMAIL_SUBJECT_PREPEND="[mips-qemu-auto]"
 
-SETS="mips2o32openrc mipsel2o32openrc mips32o32openrc mips32elo32openrc 
mips3n64openrc mipsel3n64openrc mipsel3n64systemd mips64n64openrc 
mips64eln64openrc mips64eln64systemd"
+SETS="mips2o32openrc mipsel2o32openrc mips32o32openrc mips32elo32openrc 
mipsel3n32openrc mips3n64openrc mipsel3n64openrc mipsel3n64systemd 
mips64n64openrc mips64eln64openrc mips64eln64systemd"
 
 SET_mips2o32openrc_SPECS="stage1-mips2-o32-openrc.spec 
stage3-mips2-o32-openrc.spec"
 SET_mipsel2o32openrc_SPECS="stage1-mipsel2-o32-openrc.spec 
stage3-mipsel2-o32-openrc.spec"
@@ -14,6 +14,8 @@ SET_mipsel2o32openrc_SPECS="stage1-mipsel2-o32-openrc.spec 
stage3-mipsel2-o32-op
 SET_mips32o32openrc_SPECS="stage1-mips32-o32-openrc.spec 
stage3-mips32-o32-openrc.spec"
 SET_mips32elo32openrc_SPECS="stage1-mips32el-o32-openrc.spec 
stage3-mips32el-o32-openrc.spec"
 
+SET_mipsel3n32openrc_SPECS="stage1-mipsel3-n32-openrc.spec 
stage3-mipsel3-n32-openrc.spec"
+
 SET_mips3n64openrc_SPECS="stage1-mips3-n64-openrc.spec 
stage3-mips3-n64-openrc.spec"
 SET_mipsel3n64openrc_SPECS="stage1-mipsel3-n64-openrc.spec 
stage3-mipsel3-n64-openrc.spec"
 SET_mipsel3n64systemd_SPECS="stage1-mipsel3-n64-systemd.spec 
stage3-mipsel3-n64-systemd.spec"
@@ -56,6 +58,9 @@ post_build() {
        stage3-mips32el-o32-openrc.spec)
                upload stage3-mips32el-openrc-${TIMESTAMP}.tar.xz*
                ;;
+       stage3-mipsel3-n32-openrc.spec)
+               upload stage3-mipsel3_n32-openrc-${TIMESTAMP}.tar.xz*
+               ;;
        stage3-mips3-n64-openrc.spec)
                upload stage3-mips3_n64-openrc-${TIMESTAMP}.tar.xz*
                ;;

Reply via email to