Hello, I don't have any other vhdl simulator at hand other than ghdl. Could you take a look at the example code I attach?
I think it should show the signal 's1' enabled for two clock periods, but 's1' never gets the value '1'. Is there a problem in ghdl, or I understand the 'after' keyword wrong? Thank you, Lluís.
test.vhd
Description: Binary data
_______________________________________________ Ghdl-discuss mailing list [email protected] https://mail.gna.org/listinfo/ghdl-discuss
