On 21.02.2005, at 19:07, Jay Cox wrote:

I'm not sure what system the benchmark is being run on, but the cache
line size on a P4 is 128Byes (most other systems have smaller cache line
sizes). A simple test to see if this is the problem would be to change
the tile allocation code to allocate an extra 128 bytes of memory per
tile. See app/base/tile.c line 221

Dual Opteron.

I think it would be a good idea to get some timings from some other
operations also.  Perhaps painting with a large brush, or flattening a
complicated image.

Sven, what procedures are currently "parallelized"?


Attachment: PGP.sig
Description: This is a digitally signed message part

Reply via email to