SystemVerilog is almost identical syntax to Verilog. It could be quite easy to support SystemVerilog filetype (.sv) using same rules as Verilog which is already implemented.
-- Reply to this email directly or view it on GitHub: https://github.com/geany/geany/issues/3511 You are receiving this because you are subscribed to this thread. Message ID: <geany/geany/issues/[email protected]>
