I have a requirement where I need to compile a target twice in the same makefile. I'm compiling a C code and then linking but using linker utility to generate an output file. This output file I want to use to compile again the same C code and then link for final output generation.
I'm compiling for our own processor. I was wondering how I can write makefile for achieving this. Thanks, Anand.
