Hi,
I'm converting a scripted build system to GNU-makefiles
and would like to go my object files to the same place
as in the original build system - into one flat OBJDIR.
My problem is, how do I specify the dependency .obj <-> .cpp?
For example:
SRCS = ../generated/series60skinah/dllsrc/series60skinah_contentdll.cpp
Ok, the objects are relative easy to construct:
OBJS = $(addprefix $(OBJDIR)/, $(notdir $(SRCS:.cpp=.obj)))
But the following rule gives the error "prereq. not found":
$(OBJDIR)/%.obj: %.cpp
$(CXX) $(CXXFLAGS) -o $@ $<
I don't think this is the case for VPATH, because I do
know the exact path to the prerequisite .cpp-file already.
Also, I suspect my problem is that I'm trying to use
different paths for the same file. But I can't say
$(OBJS): $(SRCS)
$(CXX) $(CXXFLAGS) -o $@ $<
because there can be several files in the $(SRCS)...
Does anyone please have a hint for me how to handle this?
Regards
Alex
_______________________________________________
Help-make mailing list
[EMAIL PROTECTED]
http://lists.gnu.org/mailman/listinfo/help-make
