CALL FOR PAPERS
14th ACM/IEEE International Conf. on Formal Methods and Models for System Design
(MEMOCODE 2016)
Indian Institute of Technology, Kanpur, India, November 18-20, 2016
http://memocode.irisa.fr/2016/
IMPORTANT DATES
Abstract submission deadline: July 22, 2016
Paper submission deadline: July 29, 2016
Notification of acceptance: September 9, 2016
Final version of papers: October 7, 2016
Conference: November 18-20, 2016
KEYNOTE SPEAKERS:
* Robert de Simone, INRIA
* Sriram Rajamani, Microsoft Research
* André Platzer, Carnegie Mellon University
TOPICS OF INTEREST
Over the last decade, the boundaries between computer system components,
such as hardware, software, firmware, middleware, and applications, have
blurred. This evolution in system design and development practices led in
2014 to a change in the title and scope of the MEMOCODE conference from its
original focus on hardware/software co-design to its new focus on formal
methods and models for developing computer systems and their components.
MEMOCODE's objective is to emphasize the importance of models and
methodologies in correct system design and development, and to bring
together researchers and industry practitioners interested in all aspects
of computer system development to exchange ideas, research results and
lessons learned.
MEMOCODE 2016 seeks research contributions on all aspects of methods and
models for system, hardware, and software design and development: formal
foundations, engineering methods, tools, and experimental case studies.
Research areas of interest include but are not limited to the following:
* Modeling Languages, Methods and Tools: Programming languages and
models; software and system modeling languages; architecture and
high-level hardware description languages; timing models; model and
program synthesis methods; model transformation methods
* Formal Methods and Tools: Correct-by-construction methods; static,
dynamic, and type theoretic analysis; verification; validation;
test generation; platform-based design; refinement-based, component-based,
and compositional approaches to design and verification
* Models and Methods for Developing Critical Systems: Fault-tolerant
systems; security-critical and safety-critical systems; cyber-physical
systems; autonomous and unmanned systems; assurance cases
* Quantitative/Qualitative Reasoning: Power/performance/cost/latency
trade-off methods; power models; reasoning techniques, data mining,
and other analytical methods for predicting power/performance;
system models for quantitative design space exploration
* Formal Methods/Models in Practice: Design/empirical case studies
PAPER SUBMISSION
MEMOCODE 2016 calls for three kinds of submissions: regular papers, work in
progress papers, and tool presentations. All papers must be written in
English and formatted according to the following IEEE Computer Society
guidelines:
http://www.ieee.org/conferences_events/conferences/publishing/templates.html
Submission of papers is handled via the following web page in Easychair:
https://www.easychair.org/conferences/?conf=memocode2016
Regular papers must be no longer than 10 pages and must describe original
work that does not overlap with another publication or a submission under
review or accepted for publication by any other conference or journal.
Reviewers will check regular papers for the novelty of the proposed solution
and the proofs given for the claims made. One of the authors has to
summarize the paper at the conference in a regular presentation.
Work-in-progress (WIP) papers must be no longer than 4 pages and must
describe ongoing work. Reviewers will judge the novelty of the idea, but
do not yet expect proofs for the envisioned results. WIP papers will be
presented during a poster presentation at the conference.
Tool papers must be no longer than 8 pages and should describe an existing
and publicly available tool that implements some state-of-the-art methods
that might have been already published (but not as a tool paper).
In addition to reviewing the paper, reviewers will assess the tool itself
using inputs and a user's manual provided by the authors on the tool's web
page. Authors of accepted tool papers must demonstrate their tool at the
conference.
For questions regarding submissions, feel free to contact one of the Program
Committee co-chairs:
* Elizabeth Leonard (elizabeth.leon...@nrl.navy.mil)
* Klaus Schneider (klaus.schnei...@cs.uni-kl.de)
All accepted papers (regular paper, WIP papers, and tool papers) will be
published as IEEE conference proceedings and in IEEE Xplore. For all three
paper categories, publication is contingent on one author registering for
and presenting the paper at the conference. Selected papers will be invited
for publication in a special issue of ACM Transactions on Embedded Computing
Systems.
DESIGN CONTEST
This year's conference will include the 10th annual MEMOCODE co-design
contest, which poses a computational challenge that participants may solve
using hardware or software on FPGAs, GPUs, and CPUs. Past contests have
included interesting problems in areas of machine learning, bioinformatics,
data analytics, and image processing; past winners have built innovative
solutions targeting GPUs, CPUs, and FPGAs.
The conference will sponsor at least one prize with a monetary award for the
contest winners. Additionally, each team delivering a complete and working
solution will be invited to prepare an abstract and present it at the
conference, and the winning teams will be invited to contribute a short
paper for presentation in the conference program.
The 2016 contest problem will be unveiled on the MEMOCODE website on
July 29, 2016.
CONTEST SCHEDULE:
Contest begins: July 29
Contest ends: August 29
Contest results: September 12
Contest papers due: October 7
ORGANIZING COMMITTEE
Jean-Pierre Talpin, INRIA, General and Finance Chair
Sandeep Shukla, IIT Kanpur, Local Arrangements and Panel Chair
Elizabeth Leonard, Naval Research Laboratory, Program co-Chair
Klaus Schneider, TU Kaiserslautern, Program co-Chair
Peter Milder, Stony Brook University, Design Contest Chair
Yi Deng, EagleForce Associates, Inc., Publication Chair
PROGRAM COMMITTEE:
Myla Archer, Naval Research Laboratory (U.S.)
Paul Attie, American University of Beirut (Lebanon)
Shuvra Bhattacharyya, University of Maryland (U.S.)
Bernd Becker, University of Freiburg (Germany)
Jani Boutellier, University of Oulu (Finland)
Jens Brandt, Hochschule Niederrhein (Germany)
Patricia Derler, National Instruments (U.S.)
Stephen Edwards, Columbia University (U.S.)
Mamoun Filali-Amine, IRIT (France)
Martin Fränzle, Carl von Ossietzky University (Germany)
Masahiro Fujita, University of Tokyo (Japan)
Franco Fummi, University of Verona (Italy)
Abdoulaye Gamatié, CNRS (France)
Angelo Gargantini, University of Bergamo (Italy)
Marc Geilen, Eindhoven University of Technology (Netherlands)
Constance Heitmeyer, Naval Research Laboratory (U.S.)
Rick Kuhn, National Institute of Standards & Technology (U.S.)
Thomas Kuhn, Fraunhofer IESE, Kaiserslautern (Germany)
Luciano Lavagno, Politecnico di Torino (Italy)
Axel Legay, INRIA (France)
Peter Milder, Stony Brook University (U.S.)
Katell Morin-Allory, TIMA Laboratory (France)
ThanhVu Nguyen, University of Maryland (U.S.)
John O'Leary, Intel Corporation (U.S.)
Claire Pagetti, ONERA (France)
Roberto Passerone, University of Trento (Italy)
Maxime Pelcat, IETR/INSA (France)
Doron Peled, Bar Ilan University (Israel)
Murali Rangarajan, Boeing Company (U.S.)
Indrakshi Ray, Colorado State University (U.S.)
Sanjai Rayadurgam, University of Minnesota (U.S.)
Elvinia Riccobene, University of Milan (Italy)
Neda Saeedloei, University of Minnesota, Duluth (U.S.)
Jean-Pierre Talpin, INRIA (France)
Jürgen Teich, University of Erlangen-Nuremberg (Germany)
Reinhard von Hanxleden, Kiel University (Germany)
Alan Wassyng, McMaster University (Canada)
Fei Xie, Portland State University (U.S.)
STEERING COMMITTEE
Arvind, MIT (U.S.)
Masahiro Fujita, U. Tokyo (Japan)
Rajesh Gupta, UC-San Diego (U.S.)
Constance Heitmeyer, NRL (U.S.)
James Hoe, Carnegie Mellon U. (U.S.)
Sandeep Shukla, IIT Kanpur (India)
Jean-Pierre Talpin, INRIA (France)
------------------------------------------------------------------------------
What NetFlow Analyzer can do for you? Monitors network bandwidth and traffic
patterns at an interface-level. Reveals which users, apps, and protocols are
consuming the most bandwidth. Provides multi-vendor support for NetFlow,
J-Flow, sFlow and other flows. Make informed decisions using capacity
planning reports. https://ad.doubleclick.net/ddm/clk/305295220;132659582;e
_______________________________________________
hol-info mailing list
hol-info@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/hol-info
