Hi Thomas,

Thanks a ton for jumping in helping on straightening it for IMS!!!

On Wed, Aug 26, 2020 at 01:16:28PM +0200, Thomas Gleixner wrote:
> This is the second version of providing a base to support device MSI (non
> PCI based) and on top of that support for IMS (Interrupt Message Storm)


maybe pun intended :-)

> based devices in a halfways architecture independent way.

You mean "halfways" because the message addr and data follow guidelines
per arch (x86 or such), but the location of the storage isn't dictated
by architecture? or did you have something else in mind? 

> The first version can be found here:
>     https://lore.kernel.org/r/20200821002424.119492...@linutronix.de


> Changes vs. V1:
>    - Addressed various review comments and addressed the 0day fallout.
>      - Corrected the XEN logic (J├╝rgen)
>      - Make the arch fallback in PCI/MSI opt-in not opt-out (Bjorn)
>    - Fixed the compose MSI message inconsistency
>    - Ensure that the necessary flags are set for device SMI

is that supposed to be MSI? 

iommu mailing list

Reply via email to