Unfortunately, commits d99b6e21844e to 011ab917a150 went into master
without being posted here:

011ab91 arm: Rework interrupt affinity management on cell creation
90e7060 arm: Validate ARE-NS being enabled with GICv3
0456bce arm: Factor out gic_targets_in_cell
a70819d arm: Fold irqchip_root_cell_shrink into irqchip_cell_init
da2bcc4 arm: Remove SPI target reset on cell destruction
ddc4a66 core: Introduce first_cpu
902ee9c arm: Rework spi_in_cell to irqchip_irq_in_cell
b7857f0 arm: Print IRQ number rather than SPI on handle_irq_target errors
d14d170 arm: Rename reg parameter of handle_irq_target to irq
85783c0 config: Correct / comment GIC irqchip addresses
f2931b1 arm: Use full bitmap to manage per-cell interrupt access
d99b6e2 config, core: Improve irqchip configuration

I even failed to do my own QA, so commit f2931b157d70 lacks a changelog
and a signed-off. And it contained a bug, of course. Sorry, shall not
happen again.

That bug is fixed in the second patch of this series. This patch also
includes a belated changlog with signed-off - an attempt to cure the
process breakage.

The other patches in this series add support for x86 IOAPICs that come
with more than 24 pins. I've one here with 120 pins. 240 are possible
according to some spec, though it remains unclear how they will be
addressed. We therefore limit our support to 120 pins, which also makes
mask management much simpler because we still get away with a single
irqchip config entry.

Jan


CC: Jan Kiszka <[email protected]>

Jan Kiszka (7):
  arm: Refactor tail of irqchip_cell_init
  arm: Fix root cell irqchip bitmap manipulations
  x86: Rework ioapic_get_or_add_phys
  x86: Reject irqchip configurations with pin_base != 0
  x86: Extend number of support IOAPIC pins to 128
  x86: Do not inject hypervisor feature flag into root cell
  x86: Add missing -EIO error instrumentations

 hypervisor/arch/arm/irqchip.c            |  33 ++++-----
 hypervisor/arch/x86/include/asm/ioapic.h |  24 +++++--
 hypervisor/arch/x86/ioapic.c             | 113 ++++++++++++++++++++-----------
 hypervisor/arch/x86/svm.c                |   2 +-
 hypervisor/arch/x86/vcpu.c               |   2 +-
 hypervisor/arch/x86/vmx.c                |   2 +-
 hypervisor/arch/x86/vtd.c                |   9 ++-
 tools/root-cell-config.c.tmpl            |   2 +-
 8 files changed, 119 insertions(+), 68 deletions(-)

-- 
2.1.4

-- 
You received this message because you are subscribed to the Google Groups 
"Jailhouse" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to [email protected].
For more options, visit https://groups.google.com/d/optout.

Reply via email to