Even when i set all RAM regions to non rootshared, the problem continues 
(send in attachment the newly adjusted config file). Is the linux image 
that i am using too big (1,2GB)? I've generated the image using the steps 
described on setup-on-zynqmp-zcu102.md (Testing Jailhouse Linux).


quinta-feira, 25 de Julho de 2019 às 11:00:36 UTC+1, Jan Kiszka escreveu:
>
> On 25.07.19 11:32, João Reis wrote: 
> > Hello, 
> > 
> > I'm trying to apply cache coloring to Linux and Erika. As root cell 
> Linux cannot 
> > be colored, i intend to use colored Linux in a non-root cell and colored 
> Erika 
> > in another non-root cell (the system stays as: Linux in root cell, Linux 
> and 
> > Erika in non-root cells). 
> > 
> > The problem that is occuring to me is when i issue the command: 
> jailhouse cell 
> > linux ultra96-linux-demo.cell Image -i rootfs.cpio -c "console=ttyS0, 
> 115200" 
> > 
> > The error is the following: 
> > 
> > root@xilinx-ultra96-reva-2018_2:~# jailhouse cell linux 
> ultra96-linux-demo.cell 
> > Image -d inmate-zynqmp-zcu102-2.dtb -i rootfs.cpio -c "console=ttyS0, 
> 115200" 
> > [  127.150370] python invoked oom-killer: 
> > gfp_mask=0x16080c0(GFP_KERNEL|__GFP_ZERO|__GFP_NOTRACK), 
> nodemask=(null),  
> > order=0, oom_score_adj=0 
>
> Looks like your inmate configuration grants too little memory for the 
> Linux 
> guest. Note that the in-tree configs may only be happily used with very 
> small 
> Linux images, just as the buildroot we generate via jailhouse-images. 
>
> Looking at your config... 
>
>         /* RAM */ { 
>                 .phys_start = 0x74000000, 
>                 .virt_start = 0x74000000, 
>                 .size = 0x7ef0000, 
>                 .flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE | 
>                         JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_DMA | 
>                         JAILHOUSE_MEM_LOADABLE, 
>         }, 
>
> This one is fine and will be available to the guest. 
>
>         /* RAM */{ 
>                 .phys_start = 0x3fd00000, 
>                 .virt_start = 0x3fd00000, 
>                 .size = 0x202f0000, //must be page size aligned 
>                 .flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE | 
>                         JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_LOADABLE | 
>                         JAILHOUSE_MEM_ROOTSHARED, //se tirar 
> JAILHOUSE_MEM_ROOTSHARED da exception 
> fault 0x20 
>         }, 
>
> This one isn't because it shares RAM with the root cell that is probably 
> not 
> intended to be shared. But it will also not be presented as RAM to the 
> non-root 
> cell (via the devices tree) because of the ROOTSHARED tag. 
>
> Jan 
>
> -- 
> Siemens AG, Corporate Technology, CT RDA IOT SES-DE 
> Corporate Competence Center Embedded Linux 
>

-- 
You received this message because you are subscribed to the Google Groups 
"Jailhouse" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to [email protected].
To view this discussion on the web visit 
https://groups.google.com/d/msgid/jailhouse-dev/320981f3-9d93-46c5-b95f-ddb68083f7ee%40googlegroups.com.
/*
 * Jailhouse, a Linux-based partitioning hypervisor
 *
 * Configuration for linux-demo inmate on Avnet Ultra96 board:
 * 2 CPUs, 128M RAM, serial port 2
 *
 * Copyright (c) Siemens AG, 2014-2019
 *
 * Authors:
 *  Jan Kiszka <[email protected]>
 *
 * This work is licensed under the terms of the GNU GPL, version 2.  See
 * the COPYING file in the top-level directory.
 */

#include <jailhouse/types.h>
#include <jailhouse/cell-config.h>

struct {
	struct jailhouse_cell_desc cell;
	__u64 cpus[1];
	struct jailhouse_memory mem_regions[7];
	struct jailhouse_irqchip irqchips[1];
	struct jailhouse_pci_device pci_devices[1];
} __attribute__((packed)) config = {
	.cell = {
		.signature = JAILHOUSE_CELL_DESC_SIGNATURE,
		.revision = JAILHOUSE_CONFIG_REVISION,
		.name = "non-root",
		.flags = JAILHOUSE_CELL_PASSIVE_COMMREG,/* |
		JAILHOUSE_CELL_VIRTUAL_CONSOLE_ACTIVE,*/

		.cpu_set_size = sizeof(config.cpus),
		.num_memory_regions = ARRAY_SIZE(config.mem_regions),
		.num_irqchips = ARRAY_SIZE(config.irqchips),
		.num_pci_devices = ARRAY_SIZE(config.pci_devices),

		.vpci_irq_base = 140-32,

		.console = {
			.address = 0xff010000, /*UART1*/
			//.address = 0xff000000, /*UART0*/ //se eu meter uart0 da erro unhandled trap
			.type= JAILHOUSE_CON_TYPE_XUARTPS,
			.flags = JAILHOUSE_CON_ACCESS_MMIO |
				 JAILHOUSE_CON_REGDIST_4,
		},
	},

	.cpus = {
		0xe, //1110
		//0x8, //1000 - fica com cpu3
		//0xc, //1100
	},

	.mem_regions = {
		/* UART */ {
			.phys_start = 0xff010000,
			.virt_start = 0xff010000,
			/*.phys_start = 0xff000000,
			.virt_start = 0xff000000,*/
			.size = 0x1000,
			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
				JAILHOUSE_MEM_IO | JAILHOUSE_MEM_ROOTSHARED,
		},
		/* RAM */ {
			.phys_start = 0x7bef0000,
			.virt_start = 0,
			.size = 0x10000,
			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
				JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_LOADABLE,
		},
		/* RAM */ {
			.phys_start = 0x74000000,
			.virt_start = 0x74000000,
			.size = 0x7ef0000,
			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
				JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_DMA |
				JAILHOUSE_MEM_LOADABLE,
		},
		/* IVSHMEM shared memory region */ {
			.phys_start = 0x7bf00000,
			.virt_start = 0x7bf00000,
			.size = 0x100000,
			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
				JAILHOUSE_MEM_ROOTSHARED,
		},
		/* communication region */ {
			.virt_start = 0x80000000,
			.size = 0x00001000,
			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
				JAILHOUSE_MEM_COMM_REGION,
		},
		/* RAM */{
			.phys_start = 0x3fd00000,
			.virt_start = 0x3fd00000,
			.size = 0x202f0000, //must be page size aligned
			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
				JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_LOADABLE,/* |
				JAILHOUSE_MEM_ROOTSHARED, *///se tirar JAILHOUSE_MEM_ROOTSHARED da exception fault 0x20
		},
		{
			.phys_start = 0,
			.virt_start = 0x10000,
			.size = 0x3ed00000,
			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE|
				JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_LOADABLE,/* |
				JAILHOUSE_MEM_ROOTSHARED,*/
		},
	},

	.irqchips = {
		/* GIC */ {
			.address = 0xf9010000, /* GICD base address - Display controller */
			.pin_base = 32, /* The first irqchip starts at .pin_base=32 as the first 32 interrupts are 
reserved for SGIs and PPIs. */
			.pin_bitmap = {
				//1 << (54 - 32),
				1 << (53 - 32), // cat /proc/interrupts interrupt da UART0 AQUI ESTA A DIFERENÇA
				0,
				0,
				(1 << (140 - 128)) | (1 << (142 - 128)) //PL to PS interrupt signals 8 to 15.
			},
		},
	},

	.pci_devices = {
		/* 00:00.0 */ {
			.type = JAILHOUSE_PCI_TYPE_IVSHMEM,
			.bdf = 0 << 3, // 00:00.0
			.iommu = 1,//
			.bar_mask = {
				0xffffff00, 0xffffffff, 0x00000000,
				0x00000000, 0x00000000, 0x00000000,
			},
			.shmem_region = 3,
			//.shmem_protocol = JAILHOUSE_SHMEM_PROTO_VETH,
			//.shmem_protocol = JAILHOUSE_SHMEM_PROTO_CUSTOM,
			.shmem_protocol = JAILHOUSE_SHMEM_PROTO_UNDEFINED,
			//.num_msix_vectors = 1,
		},
	},
};

Reply via email to