Hello Rob,m
For the 18f devices it is only one instruction (likely because the
shadow regs are not required due to the LATB registers)
; 92 lcd_en = HIGH -- trigger on
bsf v_latb, 0,v__access ; x120
; 93 asm nop -- delay (> 400
ns)
nop
; 94 lcd_en = LOW -- trigger off
bcf v_latb, 0,v__access ; x121
; 96 end procedure
return
So there are two "clock" cycles, each clock is 1/12e6 ~ 83 us => 2
clock cycles is 166 us
Regards Albert
--~--~---------~--~----~------------~-------~--~----~
You received this message because you are subscribed to the Google Groups
"jallib" group.
To post to this group, send email to [email protected]
To unsubscribe from this group, send email to
[email protected]
For more options, visit this group at
http://groups.google.com/group/jallib?hl=en
-~----------~----~----~----~------~----~------~--~---
