Hello,

 

We are looking for DFT Engineer position in San Jose, CA. Please check the
requirement and get back to me with updated resume,  Even you can call me
back on my number: 408717-4882.   

 

Please response here @  <mailto:[email protected]>
[email protected]

 

 

Location: San Jose, CA

Position: DFT Engineer

Position type: Contract
Work authorization: Any

 

Job Description: - 

 

DFT Engineer 

 

1) Good conceptual knowledge of DFT 

2) Proven, hands-on knowledge of following DFT features : SCAN, ATPG (good
experience on aspects like Stuck-at, at-speed, path delay, delay defect
patterns, test coverage analysis and improvement, Compression logic ) 

3) hands on experience in JTAG & Boundary scan 

4) knowledge on p1500, 1149.1 1149.6 standards 

5) Worked extensively on Memory testing ( structures like BIST , Built in
self repair )for embedded memories, Embedded RA, external memories 

6) Handling Special IOs, Analog IPs, other IPs ,serdes PLL etc. for DFT 

7) Worked extensively on DFT netlist and Played role in creating DFT
constraints for P&R; and STA 

8) Familiar with physical design flows and interaction with the PD engineers
for DFT insertion 

9) LBIST 

10) PERL/ TCL and/ or shell scripting is highly desirable 

11) Good communication skill 

12) Proven hands on experience in simulation, debug in module level and chip
level 

13) - Toolset: Must have proficiency in any one or combination of
MentorGraphics/Synopsys/Cadence EDA tools like Fastscan, TestKompress,
TetraMax, DFTMax, DFTCompiler, DFTAdvisor. Encounter Test. Must have good
experience with one of the simulation tools - VCS/Modelsim/NCSim. Good to
have knowledge on Debussy/Verdi 

14) Integration & Verification Experience of the DFT structures ( BIST) at
the RTL / GATE level is also a Must 

15) Good verification skill in debugging simulation failures is a must 

16) Candidate should have worked for DFT Implementation and Verification for
at least 3 SoC - 

 

 

Knowledge of the following would be a plus: 

 

1) Activities involved in tester support 

2) Verilog RTL coding and verification 

3) system verilog

 

Please provide me required information..

 

Name: 

Current Location: 

Cell Phone: 

e-mail address: 

Best time to call: 

Visa Status & expire date: 

Are you willing to relocate all over US (Yes/No)?

Availability after the offer: 

Degree & year: 

DOB (Not for GC & Citizen) :

SSN(last 4 digits) (Not for GC & Citizen) :

 

 

Best Regards,

Indraraj Singh | SimpliOn - Great Results. Always.

Direct: (408) 717-4882| Fax: 408-935-8696 | Email:
[email protected] 

1525 McCarthy Blvd, Suite 228, Milpitas, CA 95035

INC 500 | 5000 Honoree - 2010, 2009 

Fast Private Companies award by Silicon Valley Business Journal - 2010,
2009, 2008

Recognized as Best Places to Work in Bay Area by San Francisco Business
Times

Minority Business Enterprise certified by NMSDC

 

 

-- 
You received this message because you are subscribed to the Google Groups "Java 
Tech Group" group.
To post to this group, send email to [email protected].
To unsubscribe from this group, send email to 
[email protected].
For more options, visit this group at 
http://groups.google.com/group/java-tech-group?hl=en.

Reply via email to