CC: [email protected]
CC: [email protected]
TO: Christophe Leroy <[email protected]>
CC: Michael Ellerman <[email protected]>

tree:   https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git 
master
head:   66f4beaa6c1d28161f534471484b2daa2de1dce0
commit: f9158d58a4e1d91f21741e4e8ebe67f770b84e12 powerpc/mm: Add mask of always 
present MMU features
date:   11 months ago
:::::: branch date: 7 hours ago
:::::: commit date: 11 months ago
config: powerpc64-randconfig-m031-20211101 (attached as .config)
compiler: powerpc64le-linux-gcc (GCC) 11.2.0

If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <[email protected]>
Reported-by: Dan Carpenter <[email protected]>

New smatch warnings:
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here
arch/powerpc/include/asm/mmu.h:230 early_mmu_has_feature() warn: bitwise AND 
condition is false here

Old smatch warnings:
arch/powerpc/include/asm/book3s/64/pgtable.h:767 pte_swp_soft_dirty() warn: 
bitwise AND condition is false here
arch/powerpc/include/asm/book3s/64/pgtable.h:767 pte_swp_soft_dirty() warn: 
bitwise AND condition is false here
arch/powerpc/include/asm/book3s/64/pgtable.h:767 pte_swp_soft_dirty() warn: 
bitwise AND condition is false here
arch/powerpc/include/asm/book3s/64/pgtable.h:767 pte_swp_soft_dirty() warn: 
bitwise AND condition is false here
arch/powerpc/kernel/process.c:446 giveup_all() warn: bitwise AND condition is 
false here
arch/powerpc/kernel/process.c:588 save_all() warn: bitwise AND condition is 
false here
arch/powerpc/include/asm/book3s/64/pgtable.h:767 pte_swp_soft_dirty() warn: 
bitwise AND condition is false here
arch/powerpc/include/asm/book3s/64/pgtable.h:767 pte_swp_soft_dirty() warn: 
bitwise AND condition is false here
arch/powerpc/kernel/paca.c:225 initialise_paca() warn: '65535' 65535 can't fit 
into 32767 'new_paca->hw_cpu_id'

vim +230 arch/powerpc/include/asm/mmu.h

f9158d58a4e1d9 Christophe Leroy       2020-10-22  227  
a141cca3892bb3 Michael Ellerman       2016-07-27  228  static inline bool 
early_mmu_has_feature(unsigned long feature)
7c03d653cd2577 Benjamin Herrenschmidt 2008-12-18  229  {
f9158d58a4e1d9 Christophe Leroy       2020-10-22 @230   if (MMU_FTRS_ALWAYS & 
feature)
f9158d58a4e1d9 Christophe Leroy       2020-10-22  231           return true;
f9158d58a4e1d9 Christophe Leroy       2020-10-22  232  
a81dc9d9957354 Michael Ellerman       2016-07-27  233   return 
!!(MMU_FTRS_POSSIBLE & cur_cpu_spec->mmu_features & feature);
7c03d653cd2577 Benjamin Herrenschmidt 2008-12-18  234  }
7c03d653cd2577 Benjamin Herrenschmidt 2008-12-18  235  

---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/[email protected]

Attachment: .config.gz
Description: application/gzip

_______________________________________________
kbuild mailing list -- [email protected]
To unsubscribe send an email to [email protected]

Reply via email to