[VIRT-241 # QEMU ARMv8.3 support ]

Finished filling out the sub-tasks for v8.3.  Added some implementation
notes to some of those tasks as I reread the relevant documentation.

[VIRT-246 # ARMv8.1-LOR Limited Ordering Regions ]

Posted a trivial implementation.

[VIRT-247 # ARMv8.1-HPD and ARMv8.2-AA32HPD ]

Posted.

[Upstream]

Dirty tlb patches and decodetree changes squeeked in for softfreeze.

Another round of tlb flush reduction for aa64.  This time exposing
asid's to the softmmu core and allowing it to flush when necessary.

Some more work toward moving x86 softmmu load sequences out of line.
The bulk of the code for 32-bit is now written, but it doesn't work yet.

Fix my thinko wrt divdeu and power7.

[GCC]

The cleanup part of my atomics patch set has been approved and committed.
Posted v3 of the out-of-line atomics part as well.


r~
_______________________________________________
linaro-toolchain mailing list
linaro-toolchain@lists.linaro.org
https://lists.linaro.org/mailman/listinfo/linaro-toolchain

Reply via email to