From: Rob Clark <robdcl...@gmail.com>

This patch adds MDP node to APQ8064 dt.

Signed-off-by: Rob Clark <robdcl...@gmail.com>
[Srinivas Kandagatla] : updated with new style rpm regulators
Signed-off-by: Srinivas Kandagatla <srinivas.kandaga...@linaro.org>
---
 arch/arm/boot/dts/qcom-apq8064.dtsi | 87 +++++++++++++++++++++++++++++++++++++
 1 file changed, 87 insertions(+)

diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi 
b/arch/arm/boot/dts/qcom-apq8064.dtsi
index cba4ccb..7d2cc45 100644
--- a/arch/arm/boot/dts/qcom-apq8064.dtsi
+++ b/arch/arm/boot/dts/qcom-apq8064.dtsi
@@ -1,6 +1,7 @@
 /dts-v1/;
 
 #include "skeleton.dtsi"
+#include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/clock/qcom,gcc-msm8960.h>
 #include <dt-bindings/reset/qcom,gcc-msm8960.h>
 #include <dt-bindings/clock/qcom,mmcc-msm8960.h>
@@ -107,6 +108,20 @@
                                };
                        };
 
+                       hdmi_pinctrl: hdmi-pinctrl {
+                               mux1 {
+                                       pins = "gpio69", "gpio70", "gpio71";
+                                       function = "hdmi";
+                                       bias-pull-up;
+                                       drive-strength = <2>;
+                               };
+                               mux2 {
+                                       pins = "gpio72";
+                                       function = "hdmi";
+                                       bias-pull-down;
+                                       drive-strength = <16>;
+                               };
+                       };
                        ps_hold: ps_hold {
                                mux {
                                        pins = "gpio78";
@@ -618,5 +633,77 @@
                        compatible = "qcom,tcsr-apq8064", "syscon";
                        reg = <0x1a400000 0x100>;
                };
+
+               hdmi: qcom,hdmi-tx@4a00000 {
+                       compatible = "qcom,hdmi-tx-8960";
+                       reg-names = "core_physical";
+                       reg = <0x04a00000 0x1000>;
+                       interrupts = <GIC_SPI 79 0>;
+                       clock-names =
+                           "core_clk",
+                           "master_iface_clk",
+                           "slave_iface_clk";
+                       clocks =
+                           <&mmcc HDMI_APP_CLK>,
+                           <&mmcc HDMI_M_AHB_CLK>,
+                           <&mmcc HDMI_S_AHB_CLK>;
+                       qcom,hdmi-tx-ddc-clk = <&tlmm_pinmux 70 
GPIO_ACTIVE_HIGH>;
+                       qcom,hdmi-tx-ddc-data = <&tlmm_pinmux 71 
GPIO_ACTIVE_HIGH>;
+                       qcom,hdmi-tx-hpd = <&tlmm_pinmux 72 GPIO_ACTIVE_HIGH>;
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&hdmi_pinctrl>;
+               };
+
+               gpu: qcom,adreno-3xx@4300000 {
+                       compatible = "qcom,adreno-3xx";
+                       reg = <0x04300000 0x20000>;
+                       reg-names = "kgsl_3d0_reg_memory";
+                       interrupts = <GIC_SPI 80 0>;
+                       interrupt-names = "kgsl_3d0_irq";
+                       clock-names =
+                           "core_clk",
+                           "iface_clk",
+                           "mem_clk",
+                           "mem_iface_clk";
+                       clocks =
+                           <&mmcc GFX3D_CLK>,
+                           <&mmcc GFX3D_AHB_CLK>,
+                           <&mmcc GFX3D_AXI_CLK>,
+                           <&mmcc MMSS_IMEM_AHB_CLK>;
+                       qcom,chipid = <0x03020002>;
+                       qcom,gpu-pwrlevels {
+                               compatible = "qcom,gpu-pwrlevels";
+                               qcom,gpu-pwrlevel@0 {
+                                       qcom,gpu-freq = <450000000>;
+                               };
+                               qcom,gpu-pwrlevel@1 {
+                                       qcom,gpu-freq = <27000000>;
+                               };
+                       };
+               };
+
+               mdp: qcom,mdp@5100000 {
+                       compatible = "qcom,mdp";
+                       reg = <0x05100000 0xf0000>;
+                       interrupts = <GIC_SPI 75 0>;
+                       connectors = <&hdmi>;
+                       gpus = <&gpu>;
+                       clock-names =
+                           "core_clk",
+                           "iface_clk",
+                           "lut_clk",
+                           "src_clk",
+                           "hdmi_clk",
+                           "mdp_clk",
+                           "mdp_axi_clk";
+                       clocks =
+                           <&mmcc MDP_CLK>,
+                           <&mmcc MDP_AHB_CLK>,
+                           <&mmcc MDP_LUT_CLK>,
+                           <&mmcc TV_SRC>,
+                           <&mmcc HDMI_TV_CLK>,
+                           <&mmcc MDP_TV_CLK>,
+                           <&mmcc MDP_AXI_CLK>;
+               };
        };
 };
-- 
1.9.1

--
To unsubscribe from this list: send the line "unsubscribe linux-arm-msm" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to