On Fri, Oct 23, 2015 at 3:28 PM, Arnd Bergmann <[email protected]> wrote:
> On Saturday 24 October 2015 01:01:54 Bhupesh Sharma wrote:
>> Update the definition of the Layerscape PCI compatible string to add
>> support for LS2080A, as the controller on LS2080A is different from
>> LS1021A SoC.
>>
>> While at it, move the clock related properties in the Designware PCIe
>> controller bindings to 'optional' set of properties.
>>
>> Signed-off-by: Minghuan Lian <[email protected]>
>> Signed-off-by: Bhupesh Sharma <[email protected]>
>> ---
>>  .../devicetree/bindings/pci/designware-pcie.txt    |   10 +++++-----
>>  .../devicetree/bindings/pci/layerscape-pci.txt     |   14 ++++++++++++--
>>  2 files changed, 17 insertions(+), 7 deletions(-)
>>
>
> This one depends on a patch that is in Bjorn's PCI tree but not
> yet in mainline.
>
> Please add my 'Acked-by: Arnd Bergmann <[email protected]>' and submit it to
> Bjorn so he can apply the patch on top of the other one.

I applied this for v4.4.  I split it into two because the DesignWare
patch doesn't look related to the Layerscape patch.

Bjorn
--
To unsubscribe from this list: send the line "unsubscribe linux-clk" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to