On Wed, Jan 23, 2013 at 11:34:34AM +0100, Alexander Stein wrote:
> It was observed the Host Clock Divider was not written by the driver. It
> was still set to (default) 0, if not already set by BIOS, which caused
> garbage on SMBus.
> This driver adds a parameters which is used to calculate the divider
> appropriately for a default bitrate of 100 KHz. This new divider is only
> applied if the clock divider is still default 0.
> 
> Signed-off-by: Alexander Stein <[email protected]>

Maybe Jean has something to add, but my remarks are...

> ---
> This patch supersedes the older patch
>  i2c-isch: Add module parameter which actually set the clock divider
> from 2012. It now has only one parameter to set the backbone clock rate which
> is guessed to 33 MHz which is the maximum for both device the lpc_sch driver
> is for. It registers a single i2c_smbus platform device.
> To my knowledge we can't determine if we have 33 or 25 MHz clock for SMBus,
> so expect 33 MHz and calculate a bus clock of 100 kHz. If we actually run
> at 25 MHz the bus will be run ~75 kHz instead which should do no harm.

This last paragraph should be a comment at the place you set the default
value.

> 
>  drivers/i2c/busses/i2c-isch.c | 11 +++++++++++
>  1 file changed, 11 insertions(+)
> 
> diff --git a/drivers/i2c/busses/i2c-isch.c b/drivers/i2c/busses/i2c-isch.c
> index 4099f79..495d28f 100644
> --- a/drivers/i2c/busses/i2c-isch.c
> +++ b/drivers/i2c/busses/i2c-isch.c
> @@ -40,6 +40,7 @@
>  /* SCH SMBus address offsets */
>  #define SMBHSTCNT    (0 + sch_smba)
>  #define SMBHSTSTS    (1 + sch_smba)
> +#define SMBHSTCLK    (2 + sch_smba)
>  #define SMBHSTADD    (4 + sch_smba) /* TSA */
>  #define SMBHSTCMD    (5 + sch_smba)
>  #define SMBHSTDAT0   (6 + sch_smba)
> @@ -58,6 +59,7 @@
>  
>  static unsigned short sch_smba;
>  static struct i2c_adapter sch_adapter;
> +static int backbone_speed = 33000; /* backbone speed in KHz */
>  
>  /*
>   * Start the i2c transaction -- the i2c_access will prepare the transaction
> @@ -156,6 +158,14 @@ static s32 sch_access(struct i2c_adapter *adap, u16 addr,
>               dev_dbg(&sch_adapter.dev, "SMBus busy (%02x)\n", temp);
>               return -EAGAIN;
>       }
> +     temp = inw(SMBHSTCLK);
> +     if (!temp) {
> +             int smbus_speed = 100;
> +             dev_notice(&sch_adapter.dev, "clock divider unitialized. 
> Setting module defaults\n");
> +             dev_dbg(&sch_adapter.dev, "access speed: %d KHz\n", 
> smbus_speed);

That debug can go since this is a constant value anyhow.

> +             outw((backbone_speed / 4) / smbus_speed, SMBHSTCLK);
> +     }
> +
>       dev_dbg(&sch_adapter.dev, "access size: %d %s\n", size,
>               (read_write)?"READ":"WRITE");
>       switch (size) {
> @@ -312,3 +322,4 @@ MODULE_AUTHOR("Jacob Pan <[email protected]>");
>  MODULE_DESCRIPTION("Intel SCH SMBus driver");
>  MODULE_LICENSE("GPL");
>  MODULE_ALIAS("platform:isch_smbus");
> +module_param(backbone_speed, int, (S_IRUSR | S_IWUSR));

Thanks,

   Wolfram

-- 
Pengutronix e.K.                           | Wolfram Sang                |
Industrial Linux Solutions                 | http://www.pengutronix.de/  |

Attachment: signature.asc
Description: Digital signature

Reply via email to