On Sun, Oct 08, 2017 at 04:29:02AM +0000, Icenowy Zheng wrote:
> From: Icenowy Zheng <icen...@aosc.xyz>
>
> Allwinner R40 SoC features a USB OTG port and two USB HOST ports.
>
> Add support for the host ports in the DTSI file.
>
> The OTG controller still cannot work with existing compatibles, and needs
> more investigation. So it's not added yet.
>
> Signed-off-by: Icenowy Zheng <icen...@aosc.xyz>
> ---
> arch/arm/boot/dts/sun8i-r40.dtsi | 78
> ++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 78 insertions(+)
>
> diff --git a/arch/arm/boot/dts/sun8i-r40.dtsi
> b/arch/arm/boot/dts/sun8i-r40.dtsi
> index d5a6745409ae..f6c917cbbaac 100644
> --- a/arch/arm/boot/dts/sun8i-r40.dtsi
> +++ b/arch/arm/boot/dts/sun8i-r40.dtsi
> @@ -173,6 +173,84 @@
> #size-cells = <0>;
> };
>
> + usbphy: phy@1c13400 {
> + compatible = "allwinner,sun8i-r40-usb-phy";
> + reg = <0x01c13400 0x14>,
> + <0x01c14800 0x4>,
> + <0x01c19800 0x4>,
> + <0x01c1c800 0x4>;
> + reg-names = "phy_ctrl",
> + "pmu0",
> + "pmu1",
> + "pmu2";
> + clocks = <&ccu CLK_USB_PHY0>,
> + <&ccu CLK_USB_PHY1>,
> + <&ccu CLK_USB_PHY2>;
> + clock-names = "usb0_phy",
> + "usb1_phy",
> + "usb2_phy";
> + resets = <&ccu RST_USB_PHY0>,
> + <&ccu RST_USB_PHY1>,
> + <&ccu RST_USB_PHY2>;
> + reset-names = "usb0_reset",
> + "usb1_reset",
> + "usb2_reset";
> + status = "disabled";
> + #phy-cells = <1>;
> + };
> +
> + ehci1: usb@1c19000 {
> + compatible = "allwinner,sun8i-r40-ehci", "generic-ehci";
> + reg = <0x01c19000 0x100>;What is the actual size here? > + interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>; > + clocks = <&ccu CLK_BUS_OHCI1>, > + <&ccu CLK_BUS_EHCI1>, > + <&ccu CLK_USB_OHCI1>; > + resets = <&ccu RST_BUS_OHCI1>, > + <&ccu RST_BUS_EHCI1>; Why do you need to take the OHCI resources too? Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
signature.asc
Description: PGP signature
