Ping...

Looks like this patch is missed on latest tree, so ping it.

Anson Huang
Best Regards!


> -----Original Message-----
> From: Dong Aisheng [mailto:[email protected]]
> Sent: Monday, January 8, 2018 6:41 PM
> To: Anson Huang <[email protected]>
> Cc: [email protected]; [email protected];
> [email protected]; [email protected];
> [email protected]; Fabio Estevam <[email protected]>;
> [email protected]; [email protected]; dl-linux-imx
> <[email protected]>
> Subject: Re: [PATCH] clk: imx: imx7d: correct video pll clock tree
> 
> On Thu, Jan 04, 2018 at 01:09:21AM +0800, Anson Huang wrote:
> > There is a test divider and post divider in video PLL, test divider is
> > placed before post divider, all clocks that can select parent from
> > video PLL should be from post divider, NOT from pll_video_main, below
> > are clock tree dump before and after this patch:
> >
> > Before:
> > pll_video_main
> >    pll_video_main_bypass
> >       pll_video_main_clk
> >          lcdif_pixel_src
> >             lcdif_pixel_cg
> >                lcdif_pixel_pre_div
> >                   lcdif_pixel_post_div
> >                      lcdif_pixel_root_clk
> > After:
> > pll_video_main
> >    pll_video_main_bypass
> >       pll_video_main_clk
> >          pll_video_test_div
> >             pll_video_post_div
> >                lcdif_pixel_src
> >                   lcdif_pixel_cg
> >                      lcdif_pixel_pre_div
> >                         lcdif_pixel_post_div
> >                            lcdif_pixel_root_clk
> >
> > Signed-off-by: Anson Huang <[email protected]>
> 
> Acked-by: Dong Aisheng <[email protected]>
> 
> Regards
> Dong Aisheng

Reply via email to