On 07/03/2018 12:10, Stefan Wahren wrote:
> Hi Phil,
>> It is the L2 cache line size that matters, but as long as you end up with
>> the numbers Stefan mentioned - 32 on BCM2835, 64 on BCM2836 and BCM2837 -
>> I'm not too bothered how you get there.
> i think a kernel with bcm2835_defconfig on RPi 2 could be such a corncase.
> Am i right that the firmware doesn't rely on the existence of
Because of the way partial cache lines are handled it is more important that the
two sides agree than that the value is correct. As a result, the firmware treats
the absence of a "cache_line_size" DT parameter (that sets the "cache-line-size"
property) in the DTB as an indication that the kernel driver pre-dates the
to switch, and uses the old fixed value of 32 as a fallback. Otherwise it sets
parameter and the internal value used by the VPU-side VCHIQ to the correct
There are a number of ways to fix this, the easiest of which is to assume that
driver will either read the property or be able to work out the correct value,
the VPU should always use the correct value regardless of the success of
the parameter/changing the property.
> Btw it would be nice to get fixed the corruption on ARM64 .
This is almost certainly due to the logic described above.
>  - https://github.com/lategoodbye/rpi-zero/issues/23
>> linux-arm-kernel mailing list