On Wed, 2018-03-14 at 00:21 +0100, Matthias Brugger wrote:
> 
> On 03/12/2018 06:25 AM, Chunfeng Yun wrote:
> > Add two properties of ref_clk and coefficient used by U2 slew rate
> > calibrate which may vary on different SoCs
> > 
> > Signed-off-by: Chunfeng Yun <chunfeng....@mediatek.com>
> 
> Reviewed-by: Matthias Brugger <matthias....@gmail.com>
> 
Thanks again

> > ---
> >  Documentation/devicetree/bindings/phy/phy-mtk-tphy.txt | 4 ++++
> >  1 file changed, 4 insertions(+)
> > 
> > diff --git a/Documentation/devicetree/bindings/phy/phy-mtk-tphy.txt 
> > b/Documentation/devicetree/bindings/phy/phy-mtk-tphy.txt
> > index 41e09ed..0d34b2b 100644
> > --- a/Documentation/devicetree/bindings/phy/phy-mtk-tphy.txt
> > +++ b/Documentation/devicetree/bindings/phy/phy-mtk-tphy.txt
> > @@ -27,6 +27,10 @@ Optional properties (controller (parent) node):
> >   - reg             : offset and length of register shared by multiple 
> > ports,
> >               exclude port's private register. It is needed on mt2701
> >               and mt8173, but not on mt2712.
> > + - mediatek,src-ref-clk-mhz        : frequency of reference clock for slew 
> > rate
> > +             calibrate
> > + - mediatek,src-coef       : coefficient for slew rate calibrate, depends 
> > on
> > +             SoC process
> >  
> >  Required properties (port (child) node):
> >  - reg              : address and length of the register set for the port.
> > 


Reply via email to