From: Sanjay R Mehta <[email protected]>

As per amd ntb spec it says that peer limit register
must be programmed

Signed-off-by: Sanjay R Mehta <[email protected]>
---
 drivers/ntb/hw/amd/ntb_hw_amd.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/drivers/ntb/hw/amd/ntb_hw_amd.c b/drivers/ntb/hw/amd/ntb_hw_amd.c
index efb214f..cd463e1 100644
--- a/drivers/ntb/hw/amd/ntb_hw_amd.c
+++ b/drivers/ntb/hw/amd/ntb_hw_amd.c
@@ -160,8 +160,8 @@ static int amd_ntb_mw_set_trans(struct ntb_dev *ntb, int 
pidx, int idx,
                }
 
                /* set and verify setting the limit */
-               write64(limit, mmio + limit_reg);
-               reg_val = read64(mmio + limit_reg);
+               write64(limit, peer_mmio + limit_reg);
+               reg_val = read64(peer_mmio + limit_reg);
                if (reg_val != limit) {
                        write64(base_addr, mmio + limit_reg);
                        write64(0, peer_mmio + xlat_reg);
@@ -183,8 +183,8 @@ static int amd_ntb_mw_set_trans(struct ntb_dev *ntb, int 
pidx, int idx,
                }
 
                /* set and verify setting the limit */
-               writel(limit, mmio + limit_reg);
-               reg_val = readl(mmio + limit_reg);
+               writel(limit, peer_mmio + limit_reg);
+               reg_val = readl(peer_mmio + limit_reg);
                if (reg_val != limit) {
                        writel(base_addr, mmio + limit_reg);
                        writel(0, peer_mmio + xlat_reg);
-- 
2.7.4

Reply via email to