On Fri, May 10, 2019 at 10:23 AM Guillaume La Roque
<[email protected]> wrote:
>
> add drive-strength bank regiter and bit value for G12A SoC
>
> Signed-off-by: Guillaume La Roque <[email protected]>
Reviewed-by: Martin Blumenstingl<[email protected]>

Reply via email to